Design Verification with e

An improvement upon Verilog and VHDL, e gives engineers the speed and efficiency to improve the quality of design verification. The text offers examples and exercises as well as a fully functional demo.