Low-Power CMOS Design for Wireless Transceivers

This comprehensive treatment of the challenges in low-power RF CMOS design deals with the design and implementation of low- power wireless transceivers in a standard digital CMOS process. It addresses trade-offs and techniques that improve performance, from the component level to the architectural level.