A Practical Guide to Adopting the Universal Verification Methodology (Uvm) Second Edition
📄 Viewing lite version
Full site ›
Book Details
Author(s)Sharon Rosenberg
Publisherlulu.com
ISBN / ASIN1300535938
ISBN-139781300535935
AvailabilityUsually ships in 6-10 business days
Sales Rank806,816
MarketplaceUnited States 🇺🇸
Description ▲
With both cookbook-style examples and in-depth verification background, novice and expert verification engineers will find information to ease their adoption of this emerging Accellera standard.
Similar Products ▼
- The UVM Primer: A Step-by-Step Introduction to the Universal Verification Methodology
- SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
- Digital Logic RTL & Verilog Interview Questions
- Cracking Digital VLSI Verification Interview: Interview Success
- Practical UVM
- Logic Design and Verification Using SystemVerilog (Revised)
- SystemVerilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications
- Advanced UVM
- Getting Started with UVM: A Beginner's Guide
- Computer Architecture: A Quantitative Approach (The Morgan Kaufmann Series in Computer Architecture and Design)