Transistor sizing for timing optimization of combinational digital CMOS circuits (Series in microelectronics)

Name: Transistor sizing for timing optimization of combinational digital CMOS circuits (Series in microelectronics)
Author: Lucas S Heusler
ISBN: 9783891913307

Author Lucas S Heusler

Publisher Hartung-Gorre

📄 Viewing lite version Full site ›

🌎 Shop on Amazon — choose country

🇺🇸 USA 🇨🇦 Canada 🇬🇧 UK 🇩🇪 Germany 🇫🇷 France 🇮🇳 India

Price not listed

🛒 Buy New on Amazon 🇺🇸

Book Details

Author(s)Lucas S Heusler

PublisherHartung-Gorre

ISBN / ASIN3891913303

ISBN-139783891913307

Sales Rank15,933,703

MarketplaceUnited States 🇺🇸