Transistor sizing for timing optimization of combinational digital CMOS circuits (Series in microelectronics)

Name: Transistor sizing for timing optimization of combinational digital CMOS circuits (Series in microelectronics)
Author: Lucas S Heusler
ISBN: 9783891913307

Author Lucas S Heusler

Publisher Hartung-Gorre

Shop on Amazon — pick your country

🇺🇸 USA 🇨🇦 Canada 🇬🇧 UK 🇩🇪 Germany 🇫🇷 France 🇮🇳 India

Buy New on Amazon 🇫🇷

Price not available for France

You can still browse on Amazon. Try another country above.

🇺🇸 USA

Book Details

Author(s) Lucas S Heusler

Publisher Hartung-Gorre

ISBN / ASIN 3891913303

ISBN-13 9783891913307

Marketplace France 🇫🇷

Ratings & Reviews No reviews yet — be the first!

No reviews yet.