https://www.ebooknetworking.net/books_detail-3891913303.html

Transistor sizing for timing optimization of combinational digital CMOS circuits (Series in microelectronics)

Name: Transistor sizing for timing optimization of combinational digital CMOS circuits (Series in microelectronics)
Author: Lucas S Heusler
ISBN: 9783891913307

AuthorLucas S Heusler

PublisherHartung-Gorre

Shop on Amazon — choose your country

🇺🇸 USA 🇨🇦 Canada 🇬🇧 UK 🇩🇪 Germany 🇫🇷 France 🇮🇳 India

Buy New on Amazon 🇫🇷

Book Details

Author(s)Lucas S Heusler

PublisherHartung-Gorre

ISBN / ASIN3891913303

ISBN-139783891913307

MarketplaceFrance 🇫🇷