Verilog HDL design example program