Repeatable FPGA-on-board optimization: simply recreating the PCB information adds steps, but little else.(DESIGNER'S NOTEBOOK): An article from: Printed Circuit Design & Fab

This digital document is an article from Printed Circuit Design & Fab, published by UP Media Group, Inc. on September 1, 2010. The length of the article is 702 words. The page length shown above is based on a typical 300-word page. The article is delivered in HTML format and is available immediately after purchase. You can view it with any web browser.

Citation Details
Title: Repeatable FPGA-on-board optimization: simply recreating the PCB information adds steps, but little else.(DESIGNER'S NOTEBOOK)
Author: Frank Smetana
Publication:Printed Circuit Design & Fab (Magazine/Journal)
Date: September 1, 2010
Publisher: UP Media Group, Inc.
Volume: 27 Issue: 9 Page: 22(1)

Distributed by Gale, a part of Cengage Learning