JPEG Encoder Design using a Xilinx Virtex 4 FPGA