Memory Technology, Design and Testing: 2000 IEEE International Workshop

Nineteen papers and a keynote address comprise the proceedings of this August 2000 workshop. The papers are organized into sections on failure mechanisms and defects, flash and EEPROM design, new ideas, test and yield, memory testing and built-in self-test, memory design, and diagnosis. Specific top